We at IBA InfoTech find the Hidden Talent across the globe. We connect caliber candidates with leading companies in contract, contract-to-hire and direct-hire positions in various industries - Oil & Gas, Energy, Telecommunications, Transportation, Business & Finance, Retail, Hospitality and Insurance.
Role: ASIC Physical Design Engineer
Work Location:San Francisco, CA/Santa Clara, CA
Interview: Phone/Skype
Job Type: Contact/W2
Job Responsibility
•Chip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration and ECO generation.
•Expertise in timing closure (STA) of high frequency blocks
•Handling blocks of high instance counts and complex designs – 1M+ instances and clock frequencies about 1 GHz
•Experience with low power implementation and signoff, power gating, multiple voltage rails, UPF knowledge.
•Experience in Block-level and Full-chip integration.
•Knowledge of signoff closure – Timing with SI and OCV, Power, IR and Physical Verification at both block and chip level
•Understanding constraints and fixing design/timing techniques
•Block level implementation from netlist to GDS
•Understanding SI prevention, fixing methodology and implementation
•Proficient in layout edit techniques
•Proficient in Synopsys Fusion Compiler, ICC/ICC2, PTSi, and Cadence EDA Tool Suite
•Experience in Design Automation and UNIX system.
•Experience in Tcl/Tk, PERL, Python is a plus.
Desired Skills & Experience:
•Must possess 8+ years of hands-on experience in handling block/chip level implementation from Netlist to GDSII
•Must possess hands on experience in timing closure and physical verification closure
•Must have handled blocks of sizes 1M instances and above at frequencies higher than 1GHz
•Experience in handling lower tech nodes that include 3nm, 5nm, 7nm, 10nm, 16nm, etc.
•Must have hands on tape-out experience in lower tech nodes in any of the tools mentioned such ICC/ICC2, Fusion Compiler or Cadence APR tools.
•Must have the ability to think on the spot for quick solutions and work-around at the time of tape-out to hit the schedule on time
•Must possess excellent scripting skills – TCL or Perl or Python
•Experience in Synthesis and Formal is a plus
•Excellent verbal and written communication skills are required.
•Must possess excellent debug skills, analytical skills, and the ability to work independently.
•Must be highly motivated and possess excellent team spirit
Synopsys Or Cadence EDA Tool Suite, STA, PrimeTime-Si, PNR,
Synopsys Or Cadence EDA Tool Suite, STA, PrimeTime-Si, PNR, Python/TCL
All your information will be kept confidential according to EEO guidelines.
...Patient Care Advocate - Part-Time Onsite - Jacksonville, FL Learn how healthcare should be delivered help people build a career no healthcare experience required. Through an innovative approach and patient-centered care, we are revolutionizing the field of...
...acquisition channels. Youll start by taking over management of our fast-scaling Meta accounts auditing performance, working with creative agencies, and optimizing bids, budgets and creative for peak efficiency as we rapidly scale. Over time, youll expand paid efforts...
Are you a self-starter with a passion for the financial world? Do you thrive on setting and achieving goals? If you are motivated by a positive mindset and a desire for personal and professional growth, we have an exciting opportunity for you! We are looking for a dynamic...
...passionate about making a difference in the lives of others as a Physical Therapy Assistant? Here's an exciting opportunity for you to showcase your... ...is a vital aspect of any job, especially when you're traveling. Our dedicated team is available 24/7 to provide assistance...
...national origin, age, gender, gender identity/expression, sexual orientation, genetic information, medical condition, marital status, veteran status, or disability. It is the policy of SJSU to provide reasonable accommodations for applicants with disabilities who self...